Curl Include Directive Verilog