Cpp Function Syntax In Verilog