Combinational Circuits Using Verilog Interview