Combinational Circuits Using Verilog Hdl Design