Case Statement Verilog Code