Case Statement Syntax In Verilog