Byte Array Initialization In Verilog