Bitwise Not In Verilog