Bit Reverse Verilog