Basic Verilog