Associative Array In System Verilog