Assign Values To Array Verilog Compiler