Assign Values To Array Verilog Case