Array Reduction Methods In Systemverilog