Array Part Select In System Verilog Assertion