Array Methods In System Verilog Testbench