Array Initialization In Systemverilog Assertions