Array Initialization In Systemverilog