Array Initialization In System Verilog Vlsi