Array Initialization In System Verilog Uvm