Array Initialization In System Verilog Testbench