Array Initialization In System Verilog Lrm