Array Initialization In System Verilog Logical Operators