Array Initialization In System Verilog Interview Question