Array Initialization In System Verilog Interview