Array Initialization In System Verilog Compiler