Array Initialization In System Verilog Basics