Array Initialization In System Verilog Assertions