Array Initialization In System Verilog Assertion Interview