Array Initialization In System Verilog Architecture