Array Initialization In System Verilog