Array Indexing In Verilog