Array Declaration In Verilog