Array Declaration In System Verilog