Array Addition In Verilog Using Functional Communication