Array Addition In Verilog Using Function Notation To Describe