An Instance Array Or Generate Statement In Verilog