Always In Verilog