Allowable Stress Design Procedure Of Combinational Circuit