Adding Two Numbers Using Bitwise Operators In Verilog