Add Std Logic Vector