7 Segment Display Fpga Verilog Code Lab